

# 6522 PARALLEL INTERFACE 79-295

JOHN BELL ENGINEERING'S 6522 PARALLEL INTERFACE FOR THE APPLE II® COMPUTER PLUGS DIRECTLY INTO ANY SLOT 1 THROUGH 7 IN THE APPLE®. THIS CARD INCORPORATES TWO 6522 VERSATILE INTERFACE ADAPTERS. EACH 6522 PROVIDES:

- \* TWO 8 BIT BIDIRECTIONAL I/O PORTS
- \* TWO 16 BIT PROGRAMMABLE TIMER/COUNTERS
- \* SERIAL SHIFT REGISTERS
- \* HANDSHAKING

FOUR 16 PIN SOCKETS PROVIDE EASY CONNECTION TO PERIPHERAL DEVICES. (DIP JUMPERS WITH RIBBON CABLES ARE ALSO AVAILABLE FROM JOHN BELL ENGINEERING).

THE 6522 PARALLEL I/O CARD INTERFACES TO THE JBE A-D AND D-A CON-VERTER, SOLID STATE SWITCHES AND EPROM PROGRAMMER.

THE EPROM PROGRAMMER, PARALLEL I/O CARD AND APPLE II® COMPUTER CONSTITUTE A COMPLETE DEVELOPMENT. SYSTEM FOR THE JBE 6502 CONTROL COMPUTER. YOU CAN DEVELOPE YOUR PROGRAMS ON THE APPLE® AND PROGRAM EITHER 2716S OR 2532S FOR USE IN THE CONTROLLER (JBE PART #80-153).

INCLUDED IN THE DOCUMENTATION FOR THE PARALLEL I/O CARD ARE A SCHE-MATIC DIAGRAM, 6522 DATA SHEET, REGISTER AND ADDRESSING DATA, SAMPLE PROGRAM AND STEP BY STEP EXPLAINATION OF CARD USE.

THERE IS A SOLDER JUMPER ON THE BACK OF THE CARD TO PROVIDE 12V FOR THE EPROM PROGRAMMER AND OTHER PERIPHERAL CARDS. NMI AND IRQ FEED THROUGHS ARE ALSO PROVIDED.

# PARTS LIST

8F - ORA

#### INTEGRATED CIRCUITS 6522 U1, U2 74LS05 U3 6522 CAPACITORS C1, C2, C3 .1 DISC 16+5 10 PF DISC C4 5 11-7 J1 11-12 GND COMPUTER Buss RESISTORS 5% & WATT PORT 1 R1, R2 1 K R3,R4 4,7K 29 UI SOCKETS 2 40 PIN 4 16 PIN 1 14 PIN 11-12 GND JR 1 79-295 CIRCUIT BOARD PORT 2 REGISTER ADDRESSSING 6522 APPLE II INTERFACE U1 - 6522 JOHN BELL ENGINEERING 00 - ORB, IRB (PORT 2) 79-295 \*01 - ORA, IRA (PORT 1) 652£ NMI 2 DO 1 02 - DDRB (DATA DIR. PORT 2) 03 - DDRA (DATA DIR. PORT 1) 9 A7 04 - T1L-L 16+5 05 - TIC-H 11-12 GND 223455758827889053255 06 - TIL-L 9 DT 8 13 40 CI 9 PORT 3 07 - T1L-H 08 - T2L-L, T2C-L PARALLEL 09 - T2C-H SU NU HTIW 0A - SR 0B - ACR OC - PCR OD - IFR 16+5 OE - IER 11 -12 GND OF - ORA 14 PORT 4 U2 - 652280 - ORB, IRB (PORT 4) 81 - ORA, IRA (PORT 3) 82 - DDRB (DATA DIR. PORT 4) 83 - DDRA (DATA DIR. PORT 3) 84 - T1L-L 85 - T1C-H 86 - T1L-L 87 - T1L-H 88 - T2L-L, T2C-L 89 - T2C-H 8A - SR 8B - ACR 8C - PCR 8D - IFR 8E - IER

# CIRCUIT DESCRIPTION

THIS CIRCUIT USES A PAIR OF 6522 VIAS EACH HAVING TWO PARALLEL PORTS.
THIS GIVES A TOTAL OF FOUR 8 BIT I/O PORTS. THESE PORTS ARE CONNECTED
TO CONNECTORS J1, J2, J3 & J4. THEY ARE LABELED PORT 1, PORT 2, PORT
3 AND PORT 4 (SEE BELOW). THESE CONNECTORS ARE 16 PIN DUAL IN-LINE CONNECTORS THAT CONNECT TO A STANDARD RIBBON CABLE. EACH CONNECTOR HAS 8
DATA LINES, 2 HANDSHAKING LINES, +5 AND GROUND. THE APPLE® BUS DOES
NOT NORMALLY WORK WITH 6522 VIAS BECAUSE OF TIMING ERRORS IN THE BUS.
A 74LS05 WAS ADDED TO SHIFT THE ENABLE TIMING FOR THE 6522. THE 74LS05
ALSO TAKES CARE OF ADDITIONAL ADDRESSING REQUIRED TO KEEP THE 6522S FROM
INTERFERING WITH EACH OTHER.

# I/O PORT CONNECTORS

	PIN #	SIGNAL
J1 - PORT 1	1	0 DATA LINE
J2 - PORT 2	2	1 " "
J3 - PORT 3	3	2 " "
	4	3 " "
J4 - PORT 4	5	4 11 11
	6	5 '' <b>''</b>
	7	6 " "
	8	7 '' ''
	9 ·	CA1, CB1
	10	CA2, CB2
	11-12	GND
	16	+ 5

NMI AND IRQ JUMPERS CAN BE INSTALLED.

THE FOLLOWING DISCUSSES HOW TO OPERATE THE CIRCUIT BOARD USING PORT 1 AS AN INPUT PORT AND PORT 2 AS AN OUTPUT PORT. IT MUST FIRST BE DECIDED WHERE TO PUT THE CIRCUIT BOARD. THE APPLE II® HAS 8 SLOTS NUMBERED 0 THROUGH 7. THE PARALLEL INTERFACE CARD WILL ONLY WORK IN SLOTS 1 THROUGH 7. FOR THIS EXAMPLE WE WILL USE SLOT 1 WHICH IS THE SECOND SLOT FROM THE LEFT IN YOUR COMPUTER.

WITH THE COMPUTER OFF, INSERT THE PARALLEL I/O CARD IN SLOT NUMBER 1. BY LOOKING AT THE ADDRESSING DATA CHART YOU CAN SEE THAT IN SLOT 1 THE ADDRESS OF THE BOARD IS C1XX. C1 IS THE BASE HIGH ORDER ADDRESS OF THE CIRCUIT BOARD. DURING THIS DISCUSSION IT IS IMPORTANT THAT YOU INDERSTAND THE OPERATION OF THE APPLE® SYSTEM MONITOR COMMANDS WHICH CAN BE REVEIWED ON PAGE 68 OF THE RED APPLE II REFERENCE MANUAL.

NOW TURN THE COMPUTER ON. HIT RESET, THIS RESETS THE COMPUTER AND THE I/O CARD. WHEN THE I/O CARD IS RESET, ALL OF THE PORTS BECOME INPUT PORTS. IN OUR EXAMPLE WE WANT PORT 1 TO BE AN INPUT PORT AND PORT 2 TO BE AN OUTPUT PORT. WE MUST THEREFORE CHANGE SOME DATA IN THE 16 REGISTERS IN THAT 6522.

IF YOU LOOK AT THE REGISTER ADDRESSING OF U1 ON PAGE 2 OF THE DOCUMENTATION, YOU WILL SEE THE 16 REGISTERS IN THAT 6522. REGISTERS 0 AND 1 ARE INPUT/OUTPUT REGISTERS. REGISTERS 2 AND 3 ARE DIRECTION REGISTERS FOR PORT NUMBER 2 AND 1 RESPECTIVELY. IF YOU TYPE C100.C103 INTO THE COMPUTER, IT WILL LIST OUT THE DATA IN THOSE REGISTERS. BECAUSE THERE IS NOTHING CONNECTED TO THOSE PORTS AND THE COMPUTER WAS JUST RESET, THE INPUT PORTS 0 AND 1 WILL BOTH HAVE FF IN THEIR REGISTERS AND THE DATA DIRECTION PORTS WILL BOTH BE 00 INDICATING INPUT PORTS. WITH NOTHING CONNECTED TO THE INPUT PORTS, THE INPUTS NORMALLY FLOAT TO A LOGIC 1 LEVEL. THIS IS WHY YOU GET THE FF IN THE INPUT PORT ADDRESSES.

TO MAKE PORT 2 AN OUTPUT PORT, WE HAVE TO CHANGE THE DATA IN THE DATA DIRECTION REGSTR WHICH IS REGISTER 2. BY LOADING THE REGISTER WITH THE NUMBER FF WE WILL MAKE ALL 8 LINES OF PORT 2 BE OUTPUTS. THIS OPERATION WOULD NORMALLY BE DONE BY A PROGRAM WRITTEN FOR THIS PURPOSE. FOR PURPOSES OF DEMONSTRATION, WE WILL DO THIS MANUALLY.

THE SYSTEM MONITOR COMMAND TO CHANGE THE DATA IN MEMORY LOCATION IS THE ADDRESS, THEN THE COLON, THEN THE DATA, THEN CARRIAGE RETURN. IN THIS CASE, THE ADDRESS IS C102. YOU SHOULD THEREFORE TYPE C102:FF THEN A CARRIGAE RETURN. NOW LOOK AT THE REGISTERS BY TYPING C100.C103 CARRIAGE RETURN. YOU SHOULD SEE C100-00 FF FF 00 ON THE SCREEN. THIS INDICATES THAT REGISTER 0 HAS 0 IN IT, REGISTER 1 HAS FF IN IT, REGISTER 2 HAS FF IN IT AND REGISTER 3 HAS 0 IN IT. AT J2 WHICH IS THE OUTPUT PORT 2, ALL THE 8 DATA LINES ARE AT THE LOGIC 0 LEVEL. ANY DATA TO COME OUT OF PORT 2 J2 CAN BE LOADED INTO C100 AND IT WILL APPEAR AT PORT 2.

NOW LOAD THE NUMBER 55 INTO THE OUTPUT PORT 2. TO DO THIS YOU TYPE C100: 55 CARRIAGE RETURN. THE REASON FOR USING THE NUMBER 55 IS THAT IF YOU WERE TO CHECK THE DATA BITS AT THE OUTPUT PORT YOU WOULD SEE THAT PIN 1 OF J1 IS LOGIC LEVEL 1 AND PIN 2 IS LOGIC LEVEL 0. PIN 3 IS LOGIC LEVEL 1, PIN 4 IS LOGIC 0, PIN 5 IS LOGIC 1, PIN 6 IS LOGIC 0, PIN 7 IS LOGIC 1 AND PIN 8 IS LOGIC 0. YOU CAN VERIFY THIS BY TYPING C100.C103 CARRIAGE RETURN. ON THE SCREEN YOU SHOULD SEE C100-55 FF FF 00. THESE REGISTERS CAN ALSO BE ACCESSED USING APPLE II INTEGER BASIC. WHEN USING INTEGER BASIC, YOU MUST REMEMBER THAT THIS IS AN 8 BIT COMPUTER INDICATING 256 DIFFERENT COMBINATIONS RANGING FROM 0 TO 255. ANY POKE COMMANDS OUT OF THIS RANGE WILL CAUSE A GREATER THAN 255 ERROR.

THE FOLLOWING IS A LISTING OF THE INTEGER BASIC PROGRAM WHICH OUTPUTS THE NUMBERS 0 THROUGH 255 INCREMENTING ONE A TIME OVER AND OVER AGAIN. THIS PROGRAM OUTPUTS ON PORT 2 WHICH IS CONNECTOR J2:

10 POKE -16126,255

20 FOR X=0 TO 255

30 POKE -16128,X

40 NEXT X

50 GOTO 20

LINE 10 SAYS PORT 2 TO BE AN OUTPUT PORT. LINE 20 & 40 ARE FOR NEXT LOOP TO KEEP INCREMENTING THE VALUE OUTPUT TO THE PORT.

LINE 30 ACTUALLY OUTPUTS THE DATA TO THE PORT. LINE 50 STARTS THE WHOLE PROCESS AGAIN.

# WHAT IS HEXIDECIMAL?

HEXIDECIMAL IS A NUMBERING SYSTEM WITH A BASE OF 16. IT USES THE NUMBERS 0 THROUGH 9 AND THE LETTERS A THROUGH F. THE REASON FOR USING HEXIDECIMAL NUMBERS (HEX NUMBERS) IS TO MAKE IT EASIER TO WRITE ADDRESSES AND DATA IN A MICROCOMPUTER SYSTEM. THE 6502 PROCESSOR HAS 16 ADDRESS LINES AND 8 DATA LINES. IF WE USE BINARY, WHICH IS WHAT THE COMPUTER USES TO COMPUTE WITH, EACH ADDRESS WOULD BE 16 DIGITS LONG AND CONTAIN ONLY ONES AND ZEROS. EACH MEMORY LOCATION WOULD HAVE 8 DIGITS ALL BEING ONES AND ZEROS. ONE HEX DIGIT REPRESENTS 4 BINARY DIGITS. FOR EXAMPLE, THE HEX DIGIT 8 REPRESENTS 1000 IN BINARY AND THE HEX DIGIT F REPRESENTS THE BINARY NUMBER 1111. CONSEQUENTLY, BY USING THE HEX NUMBERING SYSTEM, WE CAN NOW REPRESENT A 16 BIT ADDRESS WITH ONLY 4 HEX DIGITS. WE CAN ALSO REPRESENT AN 8 BIT MEMORY LOCATION USING ONLY 2 HEX DIGITS. THE JBE I USES THE HEX NUMBERING SYSTEM AND REQUIRES ALL 4 DIGITS FOR START AND END ADDRESSES AND 2 DIGITS FOR THE DATA.

THE FOLLOWING IS DECIMAL TO HEX TO BINARY CONVERSION CHART:

DECIMAL	HEX	BINARY
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
10	Α	1010
11	В	1011
12	C	1100
13	D	1101
14	E	1110
15	F	1111

•		С	ONVERSION	TABLE - HE	EXIDECIMAL	TO BASIC		<del></del>	
HEX	BASIC	HEX	BASIC	нех	BASIC	нех	BASIC	нех	BASIC
C100	-16128	C200	-15872	C300	-15616	C400	-1536U	C500	-15104
C101	-16127	C201	-15871	C301	-15615	C401	-15359	C501	-15103
C102	-16126	C202	-15870	C302	-15614	C402	-15358	C502	-15102
C103	-16125	C203	-15869	C303	-15613	C403	-15357	C503	-15101
C104	-16124	C204	-15868	C304	-15612	C404	-15356	C504	-15100
C105	-16123	C205	-15867	C305	-15611	C405	-15355	C505	<b>-</b> 15099 ·
C106	-16122	C206	-15866	C306	-15610	C406	-15354	C5U6	-15098
C107	-16121	C207	-15865	C307	-15609	C407	-15353	C507	-15097
C108	-16120	C208	-15864	C308	-15608	C408	-15352	C508	-15096
C109	-16119	C209	-15863	C309	-15607	C409	-15351	C509	-15095
C10A	-16113	C20A	-15862	C3UA	-15606	C4UA	-15350	C50A	-15094
C10B	-16117	C20B	-15861	C30B	-15605	C40B	-15349	C50B	-15093
C10C	-16116	C20C	-15860	C30C	-15604	C40C	-15348	C50C	-15092
C10D	-16115	C20D	-15859	C30D	-15603	C40D	-15347	C50D	-15091
C10E	-16114	C20E	-15858	C30E	-15602	C40E	-15346	C50E	-15090
C10F	-16113	C20F	-15857	C30F	-15601	C40F	-15345	C50F	-15089
C180	-16000	C280	-15744	C380	-15488	C480	-15232	C580	-14976
C181	-15999	C281	-15743	C381	-15487	C481	-15231	- C281	-14975
C182	-15998	C282	-15742	C382	-15486	C482	-15230	C582	-14974
C183	-15997	C283	-15741	C383	-15485	C483	-15229	C>83	-14973
C184	-15996	C284	-15740	C384	-15484	C484	-15228	C564	-14972
C185	-15995	C285	-15739	C385	-15483	C485	-15227	C585	-14971
C186	-15994	C286	-15738	C386	-15482	C486	-15226	CSOU	-14970
C187	-15993	C287	-15737	C387	-15481	C487	-15225		-14969
C188	-15992	C288	-15736	C388	-15480	C488	-15224	C588	-14960
C189	-15991	C289	-15735	C389	-15479	C489	-15223	C589	-14967
C18A	-15990	C28A	-15734	C38A	-15478	C48A	-15222	C58A	-14906
C18B	-15989	C28B	-15733	C38B	-15477	C488	-15221	C58B	-14905
C18C	-15988	C28C	-15732	C38 <b>C</b>	-15476	C48C	-15220	C58C	-14964
C18D	-15987	C28D	-15731	C38D	-15475	C48D	-15219	C58U	-14963
ClaE	-15986	C28E	<b>-15</b> 730	C38E	-15474	C48E	-15218	CSOL	-14962
C18F	-15985	C28F	-15729	C38F	-15473	C43F	-15217	C58F	-14961

SLOT 3

SLOT 4

SLOT 5

SLOT 1

. нех	BASIC	нех	BASIC
C600	-14848	C700	-14592
C601	-14847	C701	-14591
C602	-14846	C702	-14590
C603	-14845	C703	-14539
C604	-14844	C704	-14533
C605	-14843	C705	-14537
C606	-14642	C706	-14580
C607	-14841	C707	-14585
C608	-14840	C708	-14584
C609	-14839	C709	-14585
C60A	-14838	C70A	-14582
C60B	-14837	C70B	-14581
C60C	-14835	C70C	-14530
C60D	-14835	C70D	-14579
C60E	-14834	C70E	-14578
C60F	-14833	C70F	-14577
C680 C681 C682 C683 C684 C685 C687 C688 C688 C688 C688 C68B C68B	-14720 -14719 -14718 -14717 -14715 -14714 -14713 -14712 -14711 -14710 -14709 -14707 -14706	C780 C781. C782 C783 C784 C785 C786 C787 C788 C788 C788 C78B C78B C78B	-14464 -14463 -14462 -14460 -14460 -14459 -14457 -14456 -14455 -14454 -14453 -14451 -44550

# **Hardware Review**

From John Bell Engineering's Apple II Parallel Interface Board By Ned Rhodes appearing in the March 1982 issue of BYTE magazine. Copyright @ 1982 BYTE Publications, Inc. Used with the permission of BYTE Publications, Inc."

# John Bell Engineering's Apple II Parallel Interface Board

Ned W. Rhodes 2001 North Kenilworth Arlington, VA 22205

One reason I bought an Apple II was the potential for expansion on its motherboard. I'd planned to add a parallel I/O (input/output) port, a real-time clock, and a couple of other items I was going to design and build. After working with the board for two years, though, I concluded that buying one that already had these features would put me ahead of the

Fortunately, I discovered that John Bell Engineering produces an Apple II parallel interface board—actually a multifunction module. It contains two 6522 Versatile Interface Adapters (VIAs) and can function as a parallel interface, clock, or counter. To explain the capabilities of the card, I need only elaborate on the capabilities of the 6522 chip.

#### About the Author

Ned Rhodes earned a BEE from the University of Minnesota and a master's in computer science from George Washington University. He presently develops minicomputer-based distributed processing systems for the MELPAR division of E-Systems Inc. in Falls Church, Virginia.

# The 6522 VIA

The 6522 is a 40-pin support chip compatible with the 6502 microprocessor family. The chip is designed for connection to the data and address bus of a 6502 microprocessor, and it provides two bidirectional, 8-bit I/O ports (where the direction of each bit is programmable). In addi-

tion to the parallel ports, each 6522 has two 16-bit, fully programmable clocks that can be used as counters or interval timers. The chip also includes a shift register for use with one of the timers to clock serial data into or out of the 6522. Each 6522 fully supports the 6502 interrupt structure, finally allowing you to constructively use

# At a Glance

Apple II Parallel Interface

#### Use

Board may be used for parallel I/O, timing, or serial-to-parallel/parallel-to-serial conversions

# Manufacturer

John Bell Engineering **POB 338** Redwood City, CA 94064 (415) 367-1137

#### **Dimensions**

3 inches by 5 (7.5 by 12.5 cm); plugs into any Apple slot

Assembled, \$69.95; kit, \$59.95; board only, \$22.95

#### **Features**

Board contains two 6522 Versatile Interface Adapters with a total of four 8-bit, bidirectional I/O data ports; eight I/O control lines; four independent, 16-bit timers; and two 8-bit, serial-to-parallel/parallel-toserial shift registers. User can choose the IRQ or NMI interrupt lines

## Software Needed

All user-written—no software provided

# Documentation

A 16-page booklet containing a circuit board description and a 6522 data sheet

## Audience

Assembly-language programmers and others with some hardware experience




Figure 1: Block diagram of the internal configuration of the 6522 VIA (Versatile Interface Adapter) integrated circuit.

the Apple interrupts.

All communication with the 6522 occurs through 16 internal registers. Two of the 16, IRB/ORB and IRA/ORA, are used as I/O registers for the two 8-bit parallel ports. Two others, DDRB and DDRA, are datadirection registers that define the direction of each bit (either input or output) of the parallel ports. Four registers are set aside to control the two programmable counter/timers, and one I/O register controls the serial-shift register. Two registers select the operating mode of the timers and shift register; they also determine whether the chip will recognize positive- or negative-going control pulses.

The 6522 has a dedicated interrupt flags register that allows the chip to generate interrupts upon detection of (1) a positive- or negative-going edge on any of the four control lines, (2) a timeout (overflow) condition on either of the timers, or (3) the completion of a shift-register shift cycle. One register selectively enables and disables interrupt generation, while the last register is reserved for special forms of I/O through port A. Figure 1 is a block diagram of the 6522 chip's internal layout.

# 6522 on the Apple

Due to a design limitation in the Apple II, the 6522 can't work properly if it's merely attached to the bus; the 6522 requires a phase 2 clock pulse that isn't available on the Apple. The Apple 6502 processor generates the phase 2 clock signal, but that pin is unavailable at the expansion slot connectors.

Therefore, the I/O board must gen-

erate its own phase 2 clock signal. The phase 2 clock pulse is simulated by delaying the phase 0 clock signal by 80 nanoseconds. I must point out that simply delaying phase 0 may not match the duty cycle specification of the phase 2 clock, but that doesn't seem to matter. The 6522s accept the simulated phase 2 clock signal and work just fine.

# The Circuit Board

The board may be purchased in three different forms. For those of you with no hardware experience, it's available as a fully assembled and tested card. It may also be bought as a complete kit or as a bare board for which you supply the parts. I chose the bare board, then ordered the sockets and 6522 chips from a mail-order supplier.

The board is very simple to build.

All you do is mount two 40-pin sockets, four 16-pin sockets, one 14-pin socket, and two bypass capacitors. Then plug in the chips and you're ready to go. The documentation suggests that you use "standard assembly and soldering techniques." I guess that means you shouldn't lift the solder donuts by applying excessive heat and that solder bridges between pins are taboo. I managed to avoid both perils.

Connections are made through the four 16-pin DIP (dual in-line package)

sockets; each socket handles eight bits. If interrupts are used, two jumper wires must be installed to enable them. One of the 6522s can be attached to the IRQ (interrupt-request) line, while the other can be attached to the NMI (nonmaskable interrupt) line. Note that the interrupt lines cannot be shared—you can have only one 6522 attached to an interrupt line.

Documentation accompanying the board is sparse, and the unadventurous user may get lost. The board comes with a two-page circuit diagram and register identification list, a two-page circuit description, and a two-page list of all possible board addresses (whose availability depends upon which slot is used in the Apple). A ten-page 6522 data sheet is also provided.

If you can read the data sheet, you can use the 6522. If you find the data sheet difficult to understand, chances are this product isn't for you. The manufacturer has provided no software examples because of "the numerous uses of the board." I believe that limits the board's usefulness. Hold on, though; I've provided two software routines to demonstrate the capabilities of the parallel interface board and the 6522s.

# Software

I was unable to write software that would test *all* of the 6522 functions, so I chose two of the more common applications: parallel I/O and clocks.

Parallel Printer Routine. The first software example, in listing 1, is a parallel output routine for a printer such as the Epson MX-80. Two basic sections comprise the routine. In the first section, the output routine is "hooked" through DOS, so that any character output to the screen will also appear on the printer. The horizontal-tab counter and the screen-echo flag are initialized at this time. The 6522 is then set up for output, and a Control X is sent to the printer, clearing its internal buffer. In the routine's second section. characters are output, one at a time, to the printer.

The 6522 initialization is unique. First, you enable port A for output by placing a hexadecimal FF in the data-direction register (DDRA) for port A. Then set up the data-output strobe and the data-ready flag, which are the handshaking signals required for parallel communications. When the printer is ready to receive data, it indicates this with a pulse. With the MX-80, a negative-going pulse indicates ready, so you tie it to the CA1 line (one of the control lines for port A). The other signal, the data strobe,

**Listing 1:** Parallel printer output routine for the John Bell Engineering parallel board. Written in 6502 assembly language, this program is designed to drive an Epson MX-80 printer.

```
MX-80 PRINTER DRIVER
DJG 3/81
HODIFIED BY NWR FOR USE WITH JOHN BELL CARD
                                                             NORMAL MODE ECHOES ON SCREEN
CNTL-H (BACK ARROW) ABORTS SCREEN ECHO SO
BASIC LISTINGS WILL USE FULL BO COLUMNS
CNTL-G (BELL) IS ALWAYS SENT TO SCREEN ONLY
                                                                      6522 REGISTER EQUATES
                                                                     PROGRAM EQUATES
                                                                                                                                               ON PRINTER ONLY
                                                                     .OR $0300 START IT HERE .TF MX80.BELL.OBJ
                                                                     MX80 INITIALIZATION
      C3
                                C3
                                                                                                                         OF NEW OUTPUT ROUTINE
                                                                                                                          OF NEW OUTPUT ROUTINE
                                                                                                              : IT

( NEW OUTPUT ROUTINE TO DOS

INITIAL VALUE

) HORIZONTAL CHARACTER POSITION

EWITH INITIALIZATION
                                                                    OUTPUT ROUTINE
                                                                   CHP $BELL
BEG TV
ANII $$7F
PHA $SLNT
BNE CR
STA FLAG
CHP $CAR
BNE TAR
LDA $$FF
STA HCNT
LDA $$FF
STA HCNT
LDA $$FF
STA HCNT
CHP CH
BCS CHAR
032B- C9
032D- F0
032F- 29
0331- 48
0332- C9
0334- B0
0336- BD
0339- C9
033B- A9
0345- C5
0347- B0
                                                                                                   A BELL CHARACTER??
YES, AVOID PRINTER'S RACKET
REMOVE MSB
SAVE ACCUMULATOR
DISABLE SCREEN ECHO??
                       083905F7794B
                                                                                                    RELOAD HORIZONTAL CHARACTER-
COMPARE COUNTER WITH SCREEN
HOR, POSITION
BRANCH IF IN PROPER POSITION
                                                                    OUTPUT SPACES UNTIL PRINTER IS AT THE PROPER HORIZONTAL CHARACTER POSITION
                                                                                                   GET A SPACE
SAVE AS PRINT CHARACTER
PRINT IT
CHECK HOR. POSITION AGAIN
GET CHARACTER
SAVE AS PRINT CHARACTER
GO PRINT IT
ECHO ON SCREEN?
NO
```

Listing 1 continued on page 422

**Listing 2:** This routine uses the parallel board as a real-time clock. The time will be continuously displayed on the screen.

# \*\*\* SYNTAX ERROR

: ASM

```
1000 *
1010 *
1020 *
1020 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
1030 *
10
```

Listing 2 continued on page 424

```
MONITOR SAVE ACC HERE ON IRO
RIGHT HAND TOP LIME OF SCREEN
SLOT 7 SCRATCH RAN -- SEE APPLE REFERENCE MANUAL
INTERRUPT COUNTER
) SECONDS COUNTER
10 HOURS COUNTER
10 HOURS COUNTER
10 TEMP STORAGE
10 TEMP STORAGE
10 DISPLAY FLAG
                                                                                         PROGRAM EQUATES
                                                                                         6222 REGISTER EQUATES
                                                                                            $C300
BS1
BS1+4
BS1+5
BS1+8
BS1+9
BS1+8
BS1+8B
BS1+8B
                                                                                                                   SLOT 3 6522 ADDRESSES PORT B
TIMER 1 LOW LATCH
T1 HIGH
TIMER 2 LOW LATCH
T2 HIGH
S CONTROL REG
D INTERRUPT FLAGS
INTERRUPT ENABLE
C300-
C300-
C304-
C305-
C309-
C309-
C30B-
C30E-
                                                                PB
T1L
T1H
T2L
T2H
ACR
IFR
IER
*
                                                                                  EEEEE EEEE
                                                  1739
                                                                                   .OR $0280 START IT HERE
.TF DOSCLOCK.BELL.OBJ
                                                                                         CLOCK ENTRY POINT
                                                                                         SET UP IRQ VECTOR AND START THE CLOCK
                                                                                  SEI LDA DISABLE IRQ ADDRESS OF INTERRUPT SERVICE ROUTINE STA IRQV LAST HALF OF ADDRESS STA IRQV+1 SAVE IT
0280- 78
0281- A9 80
0283- 80 FE 03
0286- A9 02
0288- 80 FF 03
                                                                                         SET UP THE 6522
028B- A9 C0
028B- 8B 0E
0290- A9 E0
0292- 8B 0B
                                                                                                                       ENABLE T1 INTERRUPT
BY LOADING THIS LOCATION
T1 FREE RUN MODE
AND T2 COUNTS PB6
                                       63
                                                                                        YOU CAN PLAY WITH THE VALUE IN TIL AND TIH TO CORRECT TIME INACCURACIES.
                                                                                                                     SET T1 TO F920
WHICH IS 1/16TH OF
A SECOND
TO START T1
T2 OVERFLOWS AFTER 1
DOS TURNED OFF IRG II
$800 IS ONE SECOND
T2 COUNTS T1
COUNTS T1
COUNT 16 INTERRUPTS
PRELOAD THE LOCATION
ENABLE IRG
RETURN
                                                                                               #$20
T1L
#$F9
T1H
#$08
T2L
#00
T2H
#$F0
FRAC
                    ABABABABABBB6
                             C3
                                        C3
                                        C3
                                        04
                                                                        INTERRUPT SERVICE ROUTINE
                                                                                                                     BUMP COUNTER
NOT A FULL SECOND
RESET INTERRUPT COUNTER
SAVE IT HERE
IF T1 HAS ALREADY TICKED
WE HAVE TO ADD
ONE TO THE COUNT
GET MASK
T2 TIMED OUT??
NO
RESET T2 COUNTER
WITH A $800
                                                                                  INC FRAC
BNE UNDO
LDA #$FO
STA FRAC
LDA PB
BPL TOUT
INC FRAC
LDA #$20
BNE CORR
LDA #$08
STA T2L
                    ED98BD0E9C09B
                            77007F037F0B288
                                        04
                                                                  TOUT
                                        63
                                             C3
                                                                INCREMENT THE SOFTWARE CLOCK
                                                                                                                               MP SECONDS
T CURRENT SECONDS
SECONDS??
                            FFFC300FFFFC1000F
                                                                                               SECODO SE SECODO SE SECODO SE SECODO SE SECONO SE SECONO SE SECODO SE SECO
                    EAC9ABEAC9 ABEAC9AB
                                                                                                                     EUNP SECONDS
CET CURRENT SECONDS
60 SECONDS??
ND
RESET SECONDS
TO ZERO
BUMP HINUTES
GET CURRENT MINUTES
60 MINUTES?
NO
NO
RESET MINUTES
TO ZERO
BUMP HOURS
GET CURRENT HOUR
24 HOURS??
NO
RESET HOURS
TO ZERO
                                                                                                                                                                                                     Listing 2 continued on page 426
                                                                                        DISPLAY THE TIME IF DESIRED
```

```
Listing 2 continued:
                                                                                                                                                                                                                                                                         DISPLAY TIME??
NO
SAVE X
SAVE Y
CLEAR X
GET THE CURRENT HOUR
PRINT IT
GET CURRENT HINUTE
PRINT IT
CET CURRENT SECONDS
DISPLAY IT
RESTORE X
RESTORE Y
                                                                                                                                                                                                                                                                                                                                                                                                                                                               BONE
TMPH
#00 HOUR
DSPL
MIND
BCOL
TMPH
                                                                                                 ADOFF FOR BATCH FOR FACTOR FOR FACTOR FOR FACTOR FA
   02FB-
02FE-
0300-
0306-
0308-
030E-
0314-
0317-
031B-
                                                                                                                                                                                                                 0535534
05304
04004
                                                                                                                                                                                                                                                                                       INTERRUPT DONE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                GET A ZERO
START T2
CLEAR INTERRUPT FLAG
RESTORE ACCUM.
INTERRUPT RETURN
          0320- A9 00
0322- 8D 09
0325- AD 04
0328- A5 45
032A- 40
                                                                                                                                                                                                                                                               CORRECTION TO TIME WHEN DOS TURNED OFF IRQ
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            SAVE 2'S COMPLEMENT OF T2
BY SUBTRACTING
FROM ZERO
SAVE PARTIAL RESULT
ANDTHER ZERO
AND THE SUBTRACT
SAVE IT
      032B- 38
032C- A9
032E- ED
0331- 8D
0334- A9
0336- ED
0339- 8D
                                                                                                                                                             00
08
7F
09
FF
                                                                                                                                                                                                                 C3
06
06
                                                                                                                                                                                                                                                                                                                                                             *
*
*
*
*
SETF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  DO THE CORRECTION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         SET FRACTION
TO CORRECT
1/16
OF A SEC
SAVE IT BACK
CORRECT T2
TO THE PARTIAL
NUMBER OF
OF TICKS
LEFT IN ITS INTERVAL
AND SAVE BACK
DIVIDE BY EIGHT
TO GET NUMBER
OF FULL SECONDS
TO ADD TO THE
TO CORRECT
FOR DOS BEING ON
SETUP THE CARRY
ADD THE FULL
SECONDS COUNTER
CHECK FOR GREATER
THAN 40 SECONDS
TO SEE IF A MINUTE
UPDATE IS
REQUIRED
                                                                                                                                                                                                                                                                                                                                                                                                                                                        THO T THOU THE PLANT OF THE PLA
                                                                                                     * DI:
                                                                                                                                                                                                                                                                                                                                                                                                       DISPLAY SUBROUTINE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           SAVE COUNT
SET A COLON
SCRN,X
SHOW IT
BUMP COUNTER
RESTORE COUNT
DISPLAY TIME
Y WILL COUNT BY 10
SET CARRY
HIO MINUS 10
COTY GET RID OF TENS
A10 RESTORE REMAINDER
AND SAVE
DISPLAY THOS DIGIT
BUMP X
GET ONES DIGIT
BUMP TO MAKE IT ASCII
SCRN,X
SCRN,
      891880889098891889180
8671880889098891880
                                                                                                                                                                BO
20 04
                                                                                                                                                                BO
20 04
                        SYMBOL TABLE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           04FF IMPH
047F- IMPL
02C2- TOUT
0325- UNDO
                                                                                                                          CCROYRLE LGCER
ACCIOCODISSILAREUS
BISSILAREUS
FFREUS
HHER
HER
```

ext continued from page 418

locks data into the printer's internal ruffer. Again, the MX-80 requires a regarine-going pulse for the data to use control pin CA2 for this unction.

The 6522 allows you to choose a legative- or positive-going pulse for ither of two signals; inform the 6522 of the desired polarity by loading the 'eripheral Control Register (PCR). With the MX-80, hexadecimal 0A is the proper code. This bit pattern is etermined by consulting the coded alues on the data sheet. We enable the printer by sending it a Control Q hexadecimal 11) and then a Control to clear the internal buffer.

The actual output routine is quite imple. First, check the horizontal haracter position and compare it vith the current character position in ne output line. If they differ, output paces until reaching the proper character position. To print characters, heck bit 2 in the Interrupt Flag legister (IFR) to see if the printer has ent its data-ready flag. This bit will

be set if the 6522 has detected a negative edge on control pin 1 (CA1), which is the ready line.

If the printer is busy or has yet to send the ready pulse, keep testing the bit until the printer is ready. When the printer is ready to receive data, store the character to be printed in the output register for port A. As you place the character in the output register, it's clocked into the printer's internal register because pin CA2 goes low and acts as the data strobe. The printer becomes busy while accepting the character. Once it's processed, the ready pulse is given and the printer will accept another character.

Time-of-Day Clock. Listing 2's routine is a time-of-day clock that continuously displays the time on the screen. The routine uses interrupts so that the clock runs while you develop and run BASIC programs. The routine is compatible with DOS 3.3; DOS disables the IRQ interrupt while it does I/O and then re-enables the interrupt when finished. (I haven't tried

This BASIC routine will load and initialize the clock. It will also protect the clay.

```
10 REM
20 REM
20 REM
30 REH ROUTINE TO LOAD AND START THE DOSCLOCK
40 REH
50 REH
60 PRINT "BLOAD DOSCLOCK.BELL.OBJ"
70 POKE 34,0: CALL -936
80 PRINT "THE CURRENT TIME IS -- >": POKE 34,2
90 VTAB 10
100 INPUT "ENTER HH, HM, SS ", H, M, S
110 POKE 1535-H; REM HOURS
120 POKE 1407-M; REM HINUTES
130 POKE 1407-M; REM MINUTES
130 POKE 1479-S; REM SECONDS
140 CALL 640: REM START THE CLOCK
150 POKE 1919,1: REM DISPLAY TIME
160 END
```

the routine with earlier DOS versions. If you plan to, back up your disks in the event of failure.)

My method of implementing the clock involves both timers on one 6522 and a couple of tricks. First, set up timer T1 to interrupt (tick) every  $\frac{1}{16}$  second. Simultaneously, enable timer T2 to count the number of times that T1 ticks by simply installing a jumper wire to feed the output of T1 to the input of T2. T2 is now counting the number of times T1 ticks. If DOS turns off the IRQ interrupt (for I/O), when it is re-enabled T2 will contain the number of clock ticks you missed.

The interrupt service routine for the clock keeps the hours, minutes, and seconds in dedicated locations. Whenever the seconds count is changed, the top line of the screen is updated with the current time. The BASIC routine in listing 3 will set up the current time of day and protect the top line. From then on, time will be displayed continuously. The clock routine can determine execution times of routines or schedule other events at certain times during the day. Because no two Apples have identical time bases, some correction factors may have to be used. The listing indicates where to apply those factors.

# Conclusions

•The Apple parallel board may be used for all interfacing projects where parallel I/O is needed or where timing or counting is required.

 The board contains two 6522 stipport chips for input or output, timing or counting, and serial-toparallel/parallel-to-serial operations.

- The board is available fully assembled, as a kit, or alone. The kit is easy to build, but you must be able to read a circuit diagram.
- Documentation is sparse, though all required information for use of the 6522 is included. The manufacturer does not hold your hand, relying instead on the user community to publish software that uses the board.
- The Apple parallel board is a good, inexpensive way to enhance the Apple with the power of the 6522 Versatile Interface Adapter.



# R6500 Microcomputer System DATA SHEET


# **VERSATILE INTERFACE ADAPTER (VIA)**

- Two 8-Bit Bidirectional I/O Ports
- Two 16-Bit Programmable Timer/Counters
- Serial Data Port
- Single +5V Power Supply
- TTL Compatible
- CMOS Compatible Peripheral Control Lines
- Expanded "Handshake" Capability Allows Positive Control of Data Transfers Between Processor and Peripheral Devices
- Latched Output and Input Registers
- 1 MHz and 2 MHz Operation

The R6522 Versatile Interface Adapter (VIA) is a very flexible I/O control device. In addition, this device contains a pair of very powerful 16-bit interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each line can

be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register and a pair of function control registers are provided.



# SPECIFICATIONS

# Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage Input Voltage Operating Temperature Range	V <sub>CC</sub> VIN T	-0.3 to +7.0 -0.3 to +7.0	Vdc Vdc °C
Commercial Industrial Storage Temperature Range	<sup>T</sup> STG	0 to +70 -40 to +85 -55 to +150	°c
·	'516	33 (0 / 130	

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

# **ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 5\%$ , $T_A = 0-70^{\circ}C$ unless otherwise noted)

Symbol	Characteristic	Min.	Max.	Unit
V <sub>IH</sub>	Input High Voltage (all except $\phi$ 2)	2.4	Vcc	V
V <sub>CH</sub>	Clock High Voltage	2.4	Vcc	V
VIL	Input Low Voltage	-0.3	0.4	V
I <sub>IN</sub>	Input Leakage Current — V <sub>IN</sub> = 0 to 5 Vdc R/W, RES, RS0, RS1, RS2, RS3, CS1, CS2, CA1, $\Phi$ 2	-	±2.5	μΑ
l <sub>TSI</sub>	Off-state Input Current - V <sub>IN</sub> = .4 to 2.4V V <sub>CC</sub> = Max, D0 to D7	_	±10	μΑ
I <sub>IH</sub>	Input High Current — V <sub>IH</sub> = 2.4V PA0-PA7, CA2, PB0-PB7, CB1, CB2	-100	-	μΑ
l <sub>IL</sub>	Input Low Current V <sub>IL</sub> = 0.4 Vdc PA0-PA7, CA2, PB0-PB7, CB1, CB2	-	-1.8	mA
V <sub>OH</sub>	Output High Voltage $V_{CC}$ = min, $I_{load}$ = -100 $\mu$ Adc PA0-PA7, CA2, PB0-PB7, CB1, CB2	2.4	-	٧
VoL	Output Low Voltage V <sub>CC</sub> = min, I <sub>load</sub> = 1.6 mAdc	· -	0.4	٧
Іон	Output High Current (Sourcing)  V <sub>OH</sub> = 2.4V  V <sub>OH</sub> = 1.5V (PB0-PB7)	-100 -1.0		μA mA
lor	Output Low Current (Sinking) VOL = 0.4 Vdc	1.6	_	mA
loff	Output Leakage Current (Off state)	-	10	μΑ
C <sub>IN</sub>	Input Capacitance — $T_A = 25^{\circ}$ C, $f = 1$ MHz (R/W, RES, RS0, RS1, RS2, RS3, CS1, CS2, D0-D7, PA0-PA7, CA1, CA2, PB0-PB7)	_	7.0	ρF
	(CB1, CB2) (Φ2 Input)	-	10 20	pF pF
C <sub>OUT</sub>	Output Capacitance - T <sub>A</sub> = 25°C, f = 1 MHz	y <del>-</del>	10	ρF
PD	Power Dissipation	_	700	mŴ




Figure 2. Test Load (for all Dynamic Parameters)




Figure 3. Read Timing Characteristics

# **READ TIMING CHARACTERISTICS (FIGURE 3)**

			522	R65		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
T <sub>CY</sub>	Cycle Time	1	1.0	0.5	10	μs
TACR	Address Set-Up Time	180	-	90	-	ns
TCAR	Address Hold Time	0	-	0	-	ns
T <sub>PCR</sub>	Peripheral Data Set-Up Time	300	-	150	<del>-</del>	ns
T <sub>CDR</sub>	Data Bus Delay Time	-	365	-	190	ns
THR	Data Bus Hold Time	10	_	10	-	ns

NOTE: tr, tf = 10 to 30ns.




Figure 4. Write Timing Characteristics


# WRITE TIMING CHARACTERISTICS (FIGURE 4)

			R6522		R6522A		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
T <sub>CY</sub>	Cycle Time	1	10	0.50	10	μς	
T <sub>C</sub>	φ2 Pulse Width	470		240		ns	
TACW	Address Set-Up Time	180	_	90	-	ns	
T <sub>CAW</sub>	Address Hold Time	0	_	0	_	ns	
Twcw	R/W Set-Up Time	180	-	90	-	ns	
Tcww	R/W Hold Time	0	-	0	_	ns	
TDCW	Data Bus Set-Up Time	200	-	90	-	ns	
T <sub>HW</sub>	Data Bus Hold Time	10	-	10	_	ns	
T <sub>CPW</sub>	Peripheral Data Delay Time	-	1.0	-	0.5	μs	
T <sub>CMOS</sub>	Peripheral Data Delay Time to CMOS Levels	_	2.0	_	1.0	μs	

NOTE: tr, tf = 10 to 30ns.

# PERIPHERAL INTERFACE CHARACTERISTICS

Symbol	Characteristic	Min.	Max.	Unit	Figure
t <sub>r</sub> , tf	Rise and Fall Time for CA1, CB1, CA2, and CB2 Input Signals	_	1.0	μs	-
T <sub>CA2</sub>	Delay Time, Clock Negative Transition to CA2 Negative Transition (read handshake or pulse mode)	_	1.0	μs	5a, 5b
T <sub>RS1</sub>	Delay Time, Clock Negative Transition to CA2 Positive Transition (pulse mode)	_	1.0	μs	5a
T <sub>RS2</sub>	Delay Time, CA1 Active Transition to CA2 Positive Transition (handshake mode)		2.0	μς	<b>5</b> b
T <sub>WHS</sub>	Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (write handshake)	0.05	1.0	μs .	5c, 5d
T <sub>DS</sub>	Delay Time, Peripheral Data Valid to CB2 Negative Transition	0.20	1.5	μς	5c, 5d
T <sub>RS3</sub>	Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (pulse mode)	_	1.0	μς	5c
T <sub>RS4</sub>	Delay Time, CA1 or CB1 Active Transition to CA2 or CB2 Positive Transition (handshake mode)	_	2.0	μs	5d
T <sub>21</sub>	Delay Time Required from CA2 Output to CA1 Active Transition (handshake mode)	400	_	ns	5d
TIL	Set-up Time, Peripheral Data Valid to CA1 or CB1 Active Transition (input latching)	300	_	ns	5e
T <sub>SR1</sub>	Shift-Out Delay Time — Time from $\phi_2$ Falling Edge to CB2 Data Out	_	300	ns	5f
T <sub>SR2</sub>	Shift-In Setup Time — Time from CB2 Data In to $\phi_2$ Rising Edge	300	_	ns	5g
T <sub>SR3</sub>	External Shift Clock (CB1) Setup Time Relative To $\phi_2$ Trailing Edge	100	T <sub>CY</sub>	ns	5g
TIPW	Pulse Width — PB6 Input Pulse	2	_	μs	5i
TICW	Pulse Width — CB1 Input Clock	2	_	μs	5h
IPS	Pulse Spacing — PB6 Input Pulse	2	_	μς	5i
lics	Pulse Spacing — CB1 Input Pulse	2	_	μs	5h






Figure 5d. CA2, CB2 Timing for Write Handshake, Handshake Mode




Figure 5e. Peripheral Data Input Latching Timing





Figure 5f. Timing for Shift Out with Internal or External Shift Clocking



# PIN DESCRIPTIONS

# RES (Reset)

The reset input clears all internal registers to logic 0 (except T1 and T2 latches and counters and the Shift Register). This places all peripheral interface lines in the input state, disables the timers, shift register, etc. and disables interrupting from the chip.

# φ2 (Input Clock)

The input clock is the system  $\phi 2$  clock and is used to trigger all data transfers between the system processor and the R6522.

# R/W (Read/Write)

The direction of the data transfers between the R6522 and the system processor is controlled by the R/W line. If R/W is low, data will be transferred out of the processor into the selected R6522 register (write operation). If R/W is high and the chip is selected, data will be transferred out of the R6522 (read operation).

# DB0-DB7 (Data Bus)

The eight bi-directional data bus lines are used to transfer data between the R6522 and the system processor. During read cycles, the contents of the selected R6522 register are placed on the data bus lines and transferred into the processor. During write cycles, these lines are high-impedance inputs and data is transferred from the processor into the selected register. When the R6522 is unselected, the data bus lines are high-impedance.

# CS1, CS2 (Chip Selects)

The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected R6522 register will be accessed when CS1 is high and CS2 is low.

# RS0-RS3 (Register Selects)

The four Register Select inputs permit the system processor to select one of the 16 internal registers of the R6522, as shown in Figure 6.

Register		RS C	oding		Register	Desc	ription
Number	RS3	RS2	RS1	RS0	Desig.	Write	Read
0	0	0	0	0	ORB/IRB	Output Register "B"	Input Register "B"
1	0	0	0	1	ORA/IRA	Output Register "A"	Input Register "A"
2	0	0	1	0	DDRB	Data Direction Register	"B"
3	0	0	1	1	DDRA	Data Direction Register	"A"
4	0	1	0	0	T1C-L	T1 Low-Order Latches	T1 Low-Order Counter
5	0	1	0	1	T1C-H	T1 High-Order Counter	
6	0	1	1	0	T1L-L	T1 Low-Order Latches	
7	0	1	1	1	T1L-H	T1 High-Order Latches	
8	1	0	0	0	T2C-L	T2 Low-Order Latches	T2 Low-Order Counter
9	1	0	0	1	T2C-H	T2 High-Order Counter	
10	1	0	1	0	SR	Shift Register	
11	1	0	1	1	ACR	Auxiliary Control Regist	er
12	1	1	0	0	PCR	Peripheral Control Register	
13	1	1	0	1	IFR	Interrupt Flag Register	
14	1	1	1	0	IER	Interrupt Enable Register	
15	1	1	1	1	ORA/IRA	Same as Reg 1 Except No	o "Handshake"

Figure 6. R6522 Internal Register Summary

# IRO (Interrupt Request)

The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1. This output is "c endrain" to allow the interrupt request signal to be "wire-or'ed" with other equivalent signals in the system.

# PA0-PA7 (Peripheral A Port)

The Peripheral A port consists of 8 lines which can be individually programmed to act as inputs or outputs under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data may be latched into an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Figure 7 illustrates the output circuit.

# CA1, CA2 (Peripheral A Control Lines)

The two Peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A port input lines. CA1 is a high-impedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.




Figure 7. Peripheral A Port Output Circuit

# PBO-PB7 (Peripheral B Port)

The Peripheral B port consists of eight bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the

PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. Peripheral B lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 1.0mA at 1.5VDC in the output mode to allow the outputs to directly drive Darlington transistor circuits. Figure 8 is the circuit schematic.

# CB1, CB2 (Peripheral B Control Lines)

The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Unlike PB0-PB7, CB1 and CB2 cannot drive Darlington transistor circuits.




Figure 8. Peripheral B Port Output Circuit

# **FUNCTIONAL DESCRIPTION**

# Port A and Port B Operation

Each 8-bit peripheral port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA, IRB). When the pin is programmed as an output, the voltage on the pin is controlled by the cor-

responding bit of the Output Register. A 1 in the Output Register causes the output to go high, and a "0" causes the output to go low. Data may be written into Output Register bits corresponding to pins which are programmed as inputs. In this case, however, the output signal is unaffected.

Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the levels on the PA pins. With input latching enabled, IRA will reflect the levels on the PA pins at the time the latching occurred (via CA1).


The IRB register operates similar to the IRA register. However, for pins programmed as outputs there is a difference. When reading IRA, the <u>level on the pin</u> determines whether a 0 or a 1 is sensed. When reading IRB, however, the bit stored in the <u>output register</u>, ORB, is the bit sensed. Thus, for outputs which have large loading effects and which pull an output "1" down or which pull an output "0" up, reading IRA may result in reading a "0" when a "1" was actually programmed, and reading a "1" when a "0" was programmed. Reading IRB, on the other hand, will read the "1" or "0" level actually programmed, no matter what the loading on the pin.

Figures 9, 10, and 11 illustrate the formats of the port registers. In addition, the input latching modes are selected by the Auxiliary Control Register (Figure 16.)

# Handshake Control of Data Transfers

The R6522 allows positive control of data transfers between the system processor and peripheral devices


REG 0 - ORB/IRB



Pin Data Direction Selection	WRITE	READ
DDRB = "1" (OUTPUT)	MPU writes Output Level (ORB)	MPU reads output register bit in ORB. Pin level has no affect.
DDRB = "0" (INPUT) (Input latching disabled)	MPU writes into ORB, but no effect on pin level, until DDRB changed	MPU reads input level on PB pin.
DDAB = "0" (INPUT) (Input latching enabled)	-	MPU reads IRB bit, which is the level of the PB pin at the time of the last CB1 active transition.

Figure 9. Output Register B (ORB), Input Register B (IRB)


#### REG 1 - ORA/IRA



Pin Data Direction Selection	WRITE	READ
DDRA = "1" (OUTPUT) (Input latching disabled)	MPU writes Output Level (ORA)	MPU reads level on PA pin
DDRA = "1" (OUTPUT) (Input latching enabled)		MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition.
DDRA = "0" (INPUT) (Input latching d-sabled)	MPU writes into ORA, but no effect on pin level, until DDRA changed.	MPU reads level on PA pin.
DDRA = "0" (INPUT) (Input latching enabled)		MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition.

Figure 10. Output Register A (ORA), Input Register A (IRA)

REG 2 (DDRB) AND REG 3 (DDRA)




- "O" ASSOCIATED PB/PA PIN IS AN INPUT (HIGH-IMPEDANCE)
- "1" ASSOCIATED PB/PA PIN IS AN OUTPUT, WHOSE LEVEL IS DETERMINED BY ORB/ORA REGISTER BIT

Figure 11. Data Direction Registers (DDRB, DDRA)

through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

# Read Handshake

Positive control of data transfers from peripheral devices into the system processor can be accomplished very effectively using Read Handshaking. In this case, the peripheral device must generate the equivalent of a "Data Ready" signal to the processor signifying that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.






Figure 13. Write Handshake Timing

In the R6522, automatic "Read" Handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The "Data Ready" signal will set an internal flag which may interrupt the processor or which may be polled under program control. The "Data Taken" signal can either be a pulse or a level which is set low by the system processor and is cleared by the "Data Ready" signal. These options are shown in Figure 12 which illustrates the normal Read Handshaking sequence.

# Write Handshake

The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for Write Handshaking, the R6522 generates the "Data Ready" signal and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the R6522. CA2 or CB2 act as a "Data Ready." output in either the handshake mode or pulse mode and CA1 or CB1 accept the "Data Taken" signal from the peripheral device, setting the interrupt flag and cleaning the "Data Ready" output. This sequence is shown in Figure 13.

Selection of operating modes for CA1, CA2, CB1, and CB2 is accomplished by the Peripheral Control Register (Figure 14).

# **Timer Operation**

Interval Timer T1 consists of two 8-bit latches and a 16-bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at  $\phi 2$  clock rate. Upon reaching zero, an interrupt flag will be set, and  $\overline{IRQ}$  will go low if the interrupt is enabled. The timer will then disable any further interrupts, or will automatically transfer the contents of the latches into the counter and will continue to decrement. In addition, the timer may be programmed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is discussed separately below.

The T1 counter is depicted in Figure 15 and the latches in Figure 16.




Figure 14. CA1, CA2, CB1, CB2 Control

Two bits are provided in the Auxiliary Control Regating modes. The four possible modes are depicted ister (bits 6 and 7) to allow selection of the T1 operin Figure 17. **REG 4 - TIMER 1 LOW-ORDER COUNTER** REG 5 - TIMER 1 HIGH-ORDER COUNTER 6 5 4 3 2 1 0 4 3 2 1 0 5 256 512 COUNT COUNT 2048 8192 32768 WRITE – 8 BITS LOADED INTO T1 LOW-ORDER LATCHES. LATCH CONTENTS ARE TRANSFERRED INTO LOW-ORDER COUNTER AT THE TIME THE HIGH-ORDER COUNTER IS LOADED (REG 5). WRITE - 8 BITS LOADED INTO TI HIGH-ORDER LATCHES. ALSO, AT THIS TIME BOTH HIGH AND LOW-ORDER LATCHES TRANSFERRED INTO TI COUNTER. TI INTERRUPT FLAG ALSO IS RESET. THE STATE OF THE S READ — 8 BITS FROM T1 HIGH-ORDER COUNTER TRANSFERRED TO MPU. Figure 15. T1 Counter Registers REG 6 - TIMER 1 LOW-ORDER LATCHES **REG 7 - TIMER 1 HIGH-ORDER LATCHES** 3





Figure 16. T1 Latch Registers

**REG 11 - AUXILIARY CONTROL REGISTER** 

3 2 1 0 LATCH ENABLE/DISABLE T1 TIMER CONTROL 0 = DISABLE 1 = ENABLE LATCHING 7 6 OPERATION TIMED INTERRUPT EACH TIME TI IS LOADED DISABLED CONTINUOUS
INTERRUPTS
TIMED INTERRUPT
EACH TIME TI IS
LOADED SHIFT REGISTER CONTROL OUTPUT 4 3 2 OPERATION SQUARE CONTINUOUS 0 0 0 DISABLED 0 0 1 SHIFT IN UNDER CONTROL OF T2 INTERRUPTS OUTPUT 0 1 0 SHIFT IN UNDER CONTROL OF 02 0 1 1 SHIFT IN UNDER CONTROL OF EXT CLK T2 TIMER CONTROL 1 0 0 SHIFT OUT FREE-RUNNING AT T2 RATE 5 OPERATION 1 0 1 SHIFT OUT UNDER CONTROL OF T2 O TIMED INTERRUPT 1 1 0 SHIFT OUT UNDER CONTROL OF 02 COUNT DOWN WITH PULSES ON PB6 1 1 1 SHIFT OUT UNDER CONTROL OF EXT. CLK

Figure 17. Auxiliary Control Register

Note: The processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter. In fact, it may not be necessary to write to the low order counter in some applications since the timing operation is triggered by writing to the high order counter.



# Timer 1 One-Shot Mode

The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the "write T1C-H" operation and generation of the processor interrupt is a direct function of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled (ACR7=1) a "write T1C-H" operation will cause PB7 to go low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.

In the one-shot mode, writing into the high order latch has no effect on the operation of Timer 1. However, it will be necessary to assure that the low order latch contains the proper data before initiating the count-down with a "write T1C-H" operation. When the processor writes into the high order counter, the T1 interrupt flag will be cleared, the contents of the low order latch will be transferred into the low order counter, and the timer will begin to decrement at system clock rate. If the PB7 output is enabled, this signal will go low on the phase two following the write operation. When the counter reaches zero, the T1 interrupt flag will be set, the IRQ pin will go low (interrupt enabled), and the signal on PB7 will go high. At this time the counter will continue to decrement at system clock rate. This allows the system processor to read the contents of the counter to determine the time since interrupt. However, the T1 interrupt flag cannot be set again unless it has been cleared as described in this specification.

Timing for the R6522 interval timer one-shot modes is shown in Figure 18.


# Timer 1 Free-Run Mode

The most important advantage associated with the latches in T1 is the ability to produce a continuous

series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "free-running" mode.

In the free-running mode, the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out, the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described later. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out.

All interval timers in the R6522 are "re-triggerable". Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next timeout period. This capability is particularly valuable in the free-running mode with the output enabled. In this mode, the signal on PB7 is inverted and the interrupt flag is set with each time-out. By responding to the interrupts with new data for the latches, the processor can determine the period of the next half cycle during each half cycle of the output signal on PB7. In this manner, very complex waveforms can be generated. Timing for the free-running mode is shown in Figure 19.



Note: A precaution to take in the use of PB7 as the timer output concerns the Data Direction Register contents for PB7. Both DDRB bit 7 and ACR bit 7 must be 1 for PB7 to function as the timer output. If one is 1 and the other is 0, then PB7 functions as a normal output pin, controlled by ORB bit 7.

Figure 19. Timer 1 Free-Run Mode Timing


# **Timer 2 Operation**

Timer 2 operates as an interval timer (in the "oneslot" mode only), or as a counter for counting negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write-only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high order counter. The counter registers act as a 16-bit counter which decrements at  $\Phi 2$  rate. Figure 20 illustrates the T2 Counter Registers.

# Timer 2 One-Shot Mode

As an interval timer, T2 operates in the "one-shot" mode similar to Timer 1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H. Timing for this operation is shown in Figure 18.


**REG 8 - TIMER 2 LOW-ORDER COUNTER** 



WRITE - 8 BITS LOADED INTO T2 LOW-ORDER LATCHES.

B BITS FROM T2 LOW-ORDER COUNTER TRANSFERRED TO MPU. T2 INTERRUPT FLAG IS RESET.

**REG 9 - TIMER 2 HIGH-ORDER COUNTER** 



WRITE -8 BITS LOADED INTO T2 HIGH-ORDER COUNTER. ALSO, LOW ORDER LATCHES TRANSFERRED TO LOW-ORDER COUNTER. IN ADDITION, T2 INTERRUPT

FLAG IS RESET.

8 BITS FROM T2 HIGH-ORDER COUNTER TRANSFERRED TO MPU. READ -

Figure 20. T2 Counter Registers

# Timer 2 Pulse Counting Mode

In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 counts down past zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. Timing for this mode is shown in Figure 21. The pulse must be low on the leading edge of  $\phi$ 2.

# Shift Register Operation

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.

The control bits which select the various shift register operating modes are located in the Auxiliary Control Register. Figure 22 illustrates the configuration of the SR data bits and the SR control bits of the ACR.


Figures 23 and 24 illustrate the operation of the various shift register modes.

# Interrupt Operation

Controlling interrupts within the R6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signaling to the processor that an active interrupt exists within the chip. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.

Associated with each interrupt flag is an interrupt enable bit. This can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupting condition, and the corresponding interrupt enable bit is set to a 1, the Interrupt Request Output (IRQ) will go low. IRQ is an "open-collector" output which can be "wire-or'ed" with other devices in the system to interrupt the processor.

In the R6522, all the interrupt flags are contained in one register. In addition, bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows very convenient polling of several devices within a system to locate the source of an interrupt.




# SR Disabled (000)

The 000 mode is used to disable the Shift Register. In this mode the microprocessor can write or read the SR and the SR will shift on each CB1 positive edge shifting in the value on CB2. In this mode the SR Interrupt Flag is disabled (held to a logic 0).

# Shift in Under Control of T2 (001)


In the 001 mode the shifting rate is controlled by the low order 8 bits of T2. Shift pulses are generated on the CB1 pin to control shifting in external devices. The time between transitions of this output clock is a function of the system clock period and the contents of the low order T2 latch (N).

The shifting operation is triggered by the read or write of the SR if the SR flag is set in the IFR. Otherwise the first shift will occur at the next time-out of T2 after a read or write of the SR. Data is shifted first into the low order bit of SR and is then shifted into the next higher order bit of the shift register on the negative-going edge of each clock pulse. The input data should change before the positive-going edge of the CB1 clock pulse. This data is shifted into the shift register during the  $\phi$ 2 clock cycle following the positive-going edge of the CB1 clock pulse. After 8 CB1 clock pulses, the shift register interrupt flag will be set and  $\overline{\rm IRQ}$  will go low.



# Shift in Under Control of $\phi_2$ (010)

In mode 010 the shift rate is a direct function of the system clock frequency. CB1 becomes an output which generates shift pulses for controlling external deivces. Timer 2 operates as an independent inverval timer and has no effect on SR. The shifting operation is triggered by reading or writing the Shift Register. Data is shifted, first into bit 0 and is then shifted into the next higher order bit of the shift register on the trailing edge of each  $\phi$ 2 clock pulse. After 8 clock pulses, the shift register interrupt flag will be set, and the output clock pulses on CB1 will stop.



## Shift in Under Control of External CB1 Clock (011)

In mode 011 CB1 becomes an input. This allows an external device to load the shift register at its own pace. The shift register counter will interrupt the processor each time 8 bits have been shifted in. However, the shift register counter does not stop the shifting operation; it acts simply as a pulse counter. Reading or writing the Shift Register resets the Interrupt flag and initializes the SR counter to count another 8 pulses.

Note that the data is shifted during the first system clock cycle following the positive-going edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high.





Figure 23. Shift Register Input Modes


# Shift Out Free-Running at T2 Rate (100)

Mode 100 is very similar to mode 101 in which the shifting rate is set by T2. However, in mode 100 the SR Counter does not stop the shifting operation. Since the Shift Register bit 7 (SR7) is recirculated back into bit 0, the 8 bits loaded into the shift register will be clocked onto CB2 repetitively. In this mode the shift register counter is disabled.




# Shift Out Under Control of T2 (101)

In mode 101 the shift rate is controlled by T2 (as in the previous mode). The shifting operation is triggered by the read or write of the SR if the SR flag is set in the IFR. Otherwise the first shift will occur at the next time-out of T2 after a read or write of the SR. However, with each read or write of the shift register the SR Counter is reset and 8 bits are shifted onto CB2. At the same time, 8 shift pulses are generated on CB1 to control shifting in external devices. After the 8 shift pulses, the shifting is disabled, the SR Interrupt Flag is set and CB2 remains at the last data level.




# Shift Out Under Control of $\phi_2$ (110)

In mode 110, the shift rate is controlled by the  $\phi_2$  system clock.



# Shift Out Under Control of External CB1 Clock (111)

In mode 111 shifting is controlled by pulses applied to the CB1 pin by an external device. The SR counter sets the SR Interrupt flag each time it counts 8 pulses but it does not disable the shifting function. Each time the microprocessor writes or reads the shift register, the SR Interrupt flag is reset and the SR counter is initialized to begin counting the next 8 shift pulses on pin CB1. After 8 shift pulses, the interrupt flag is set. The microprocessor can then load the shift register with the next byte of data.



The Interrupt Flag Register (IFR) and Interrupt Enable Register (IER) are depicted in Figures 25 and 26, respectively.

The IFR may be read directly by the processor. In addition, individual flag bits may be cleared by writing a "1" into the appropriate bit of the IFR. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the IRQ output. This bit corresponds to the logic function: IRQ = IFR6 x IER6 + IFR5 x IER5 + IFR4 x IER4 + IFR3 x IER3 + IFR2 x IER2 + IFR1 x IER1 + IFR0 x IER0. Note: X = logic AND, + = Logic OR.

The IFR bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts as discussed in the next section.

**REG 13 - INTERRUPT FLAG REGISTER** 

7 6 5 4 3 2 1 0	SET BY	CLEARED BY
L <sub>CA2</sub> -	CA2 ACTIVE EDGE	READ OR WRITE REG 1 (ORA)*
LCA1-	CA1 ACTIVE EDGE	READ OR WRITE REG 1 (ORA)
SHIFT REG	COMPLETE 8 SHIFTS	READ OR WRITE SHIFT REG
L <sub>CB2</sub>	CB2 ACTIVE EDGE	READ OR WRITE ORB
LC81	CB1 ACTIVE EDGE	READ OR WRITE ORB
TIMER 2	TIME-OUT OF T2	READ T2 LOW OR WRITE T2 HIGH
LTIMER 1	TIME-OUT OF T1	READ T1 LOW OR WRITE T1 HIGH
LIRO	ANY ENABLED INTERRUPT	CLEAR ALL INTERRUPTS

IF THE CA2/CB2 CONTROL IN THE PCR IS SELECTED AS "INDEPENDENT" INTERRUPT INPUT, THEN READING OR WRITING THE OUTPUT REGISTER ORA/ORB WILL NOT CLEAR THE FLAG BIT. INSTEAD, THE BIT MUST BE ARED BY WRITING INTO THE IFR, AS DESCRIBED PREVIOUSLY

Figure 25. Interrupt Flag Register (IFR)


For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can be set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished

by writing to address 1110 (IER address). If bit 7 of the data placed on the system data bus during this write operation is a 0, each 1 in bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected.

Setting selected bits in the Interrupt Enable Register is accomplished by writing to the same address with bit 7 in the data word set to a logic 1. In this case, each 1 in bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows very convenient control of the interrupts during system operation.

In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the R/W line high. Bit 7 will be read as a logic 1.

REG 14 - INTERRUPT ENABLE REGISTER



- NOTES:

  1. IF BIT 7 IS A "0", THEN EACH "1" IN BITS 0 6 DISABLES THE
- CORRESPONDING INTERRUPT.
  2. IF BIT 7 IS A "1", THEN EACH "1" IN BITS 0 6 ENABLES THE
- CORRESPONDING INTERRUPT.

  3. IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE "1" AND ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE.

Figure 26. Interrupt Enable Register (IER)